



Unipolar PWM Using TAR Reference for Improved Performance of New Structure MLI

V.Arun¹, N.Prabakaran¹, K.Raja¹, B. Shanthi²

Department of EEE, Arunai Engineering College, Thiruvannamalai, Tamilnadu, India ¹

Centralised Instrumentation and Service Laboratory, Annamalai University, Chidambaram, Tamilnadu, India ²

ABSTRACT: This paper presents a new structure of multilevel inverter. Multilevel inverter is triggered by using Unipolar Pulse Width Modulating (UPWM) strategies using Trapezoidal Amalgamated Rectangular (TAR) reference with triangular carriers. The performance measures like Crest Factor (CF), Distortion Factor (DF), Form Factor (FF), V_{RMS} (fundamental) and Total Harmonic Distortion (THD) are evaluated for various PWM strategy and different modulation indices. Simulation is performed by using MATLAB-SIMULINK

KEYWORDS: APOD, CO, PD, UPWM, VF, TAR.

I. INTRODUCTION

Multilevel inverters have become an effective and practical solution for increasing power and reducing harmonics of AC waveforms. By synthesizing the AC output voltage from several levels of DC voltages, staircase output waveform can be produced. This allows for higher output voltage and simultaneously lowers the stress on the semiconductor device. Among the various topologies, asymmetric cascaded MLI is employed as it requires three unequal dc sources for producing a 15-level output. Bodo et al [1] analyzed carrier-based PWM techniques for a five-phase open-end winding drive topology. Dordevic et al [2] made a comparison of carrier-based and space vector PWM techniques for three-level five-phase voltage source inverters. Kostic et al [3] introduced a new approach to theoretical analysis of harmonic content of PWM waveforms of single and multiple-frequency modulators. Batschauer et al [4] analyzed three phase hybrid multilevel inverter based on half bridge modules. Porselvi and Muthu [5] made a comparison of cascaded H-bridge, neutral point clamped and flying capacitor multilevel inverters using multicarrier PWM. Nami et al [6] analyzed voltage-sharing converter to supply single-phase asymmetrical four-level diode-clamped inverter with high power factor loads. Bensraj et al [7] developed unipolar pwm using trapezoidal amalgamated rectangular reference function for improved performance of multilevel inverter. Farid et al [8] developed new techniques of controlled PWM inverters. Govindaraju and Baskaran [9] proposed hybrid phase disposition PWM control method for multilevel inverter survey on cascaded multilevel inverters. This paper focuses on a single phase asymmetric DC source 15 level inverter topology by using UPWM switching strategies. Simulations were performed by using MATLAB-SIMULINK. Harmonic analysis and evaluation of different performance measures for various modulation indices have been carried out and presented.

II. PROPOSED ASYMMETRICAL MULTILEVEL INVERTER

The proposed new asymmetric cascaded multilevel inverter is shown in Figure 1. Proposed inverter consists of 3 sub multilevel inverter and H-bridge module. Conversion cell consists of separate voltage sources (V_{dc} , $2V_{dc}$, and $4V_{dc}$) connected in cascade and two active switching elements that can make the output voltage in positive polarity with several levels. H-bridge consists of four active switching elements that can make the output voltage in positive or in negative polarity depending on the switching condition. By using V_{dc} , $2V_{dc}$ and $4V_{dc}$, it can synthesize 15 output levels: $-7V_{dc}$, $-6V_{dc}$, $-5V_{dc}$, $-4V_{dc}$, $-3V_{dc}$, $-2V_{dc}$, $-V_{dc}$, 0 , V_{dc} , $2V_{dc}$, $3V_{dc}$, $4V_{dc}$, $5V_{dc}$, $6V_{dc}$, $7V_{dc}$. Expected output voltage level is given by

$$V_n = 2^{n+1} - 1, \text{ where } n = 1, 2, 4, \dots$$

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014




Fig. 1 Proposed Multilevel Inverter

III. TAR BASED PWM STRATEGIES

In this proposed work a Unipolar TAR reference with a triangular carrier is used to generate firing pulses for a 15 level inverter. The carrier signals are concerned, there are multiple Control Freedom Degree (CFD) including frequency, amplitude, phase of each carrier and offsets between carriers. The modulating/ reference wave of multilevel carrier based PWM strategies can be sinusoidal or trapezoidal. As far as the particular reference wave is concerned, there is also multiple CFD including frequency, amplitude, phase angle of the reference wave and as in three phase circuits, the injected zero sequence signal to the reference wave (7). For an m-level inverter using Unipolar strategies, $(m-1)/2$ carriers with the same frequency f_c and same peak-to-peak amplitude A_c are used. The reference waveform has amplitude A_m and frequency f_m and it is placed at the zero reference. The reference wave is continuously compared with each of the carrier signals. If the reference wave is more than a carrier signal, then the active devices corresponding to that carrier are switched on. Otherwise, the device switches off. There are many alternative strategies are possible, some of them are tried in this paper and they are:

- Unipolar Phase disposition PWM strategy (UPDPWM)
- Unipolar Alternate phase opposition disposition PWM strategy (UAPODPWM)
- Unipolar Carrier overlapping PWM strategy (UCOPWM)
- Unipolar Variable frequency PWM strategy (UVFPWM)

The formulae to find the Amplitude of modulation indices are as follows:

For UPDPWM, UAPODPWM and UVFPWM

$$m_a = 2A_m / ((m-1)A_c)$$

For UCOPWM

$$m_a = A_m / (2 * A_c)$$

A. Unipolar Phase disposition PWM strategy (UPDPWM)

In case of UPDPWM strategy, all the carrier waveforms are each in phase. The carrier arrangement of TAR reference is illustrated in figures 2.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014




Fig 2: Carrier arrangements for UPDPWM strategy ($m_a = 0.9$ and $m_f = 40$)

B. Unipolar Alternate phase opposition disposition PWM strategy (UAPODPWM)

In UAPOD strategy the carriers of same amplitude are phase displaced from each other by 180 degrees alternately. The carrier arrangement of TAR reference is illustrated in figures 3.




Fig 3: Carrier arrangements for UAPODPWM strategy ($m_a = 0.9$ and $m_f = 40$)

C. Unipolar Carrier overlapping PWM strategy (UCOPWM)

In UCOPWM strategy, carriers with the same frequency f_c and same peak-to-peak amplitude A_c are disposed such that the bands they occupy are overlapping each other; the overlapping vertical distance between each carrier is $A_c/2$. The carrier arrangements of TAR reference are illustrated in figures 4.




Fig 4: Carrier arrangements for UCOPWM strategy ($m_a = 0.9$ and $m_f = 40$)

D. Unipolar Variable frequency PWM strategy (UVFPWM)

The number of switching's for upper and lower devices of chosen MLI is much more than that of intermediate switches in PWM using constant frequency carriers. In order to equalize the number of switching's for all the switches,

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

variable frequency PWM strategy is used as illustrated in Fig.5 in which the carrier frequency of the intermediate switches is properly increased to balance the number of switching's for all the switches.




Fig 5: Carrier arrangements for UVFPWM strategy ($m_a = 0.9$ and $m_f = 40$)

IV. RESULT AND DISCUSSION

The single phase binary DC source 15 level inverter is modeled in SIMULINK using power system block set. Switching signals for binary multilevel inverter using UPWM strategies are simulated. Fig.6 (a) and (b) respectively shows the 15 level output voltage generated by UPDPWM strategies and its FFT plot. Fig.7 (a) and (b) respectively shows the 15 level output voltage generated by UAPODPWM strategies and its FFT plot. Fig.8 (a) and (b) respectively shows the 15 level output voltage generated by UCOPWM strategies and its FFT plot. Fig.9 (a) and (b) respectively shows the 15 level output voltage generated by UVFPWM strategies and its FFT plot. Simulations were performed for different values of m_a ranging from 0.8 to 1 and the corresponding %THD is measured using the FFT block and their values are shown in Table I. In that UVFPWM strategy provides low %THD. Table II represents the V_{RMS} of the inverter output voltage. In that UCOPWM strategy provides higher fundamental RMS voltage. Table III represents the crest factor of the output voltage. Table IV and V represents the form factor and distortion factor of the output voltage. In that UVFPWM strategy provides low DF. FF and CF should be same for all modulation indices. For $m_a = 0.9$, it is observed from the figures [6b 7b 8b 9b] the harmonic energy is dominant in: 6b) 3rd, 9th, 39th order in UPDPWM strategy. 7b) 3rd, 5th, 7th, 23rd, 39th order in UAPODPWM strategy. 8b) 3rd, 5th, 39th, order in UCOPWM strategy. 9b) 3rd, 5th, 7th, 17th, 39th order in UVFPWM strategy. The following parameter values are used for simulation: $V_{dc} = 21.5V$, R (load) = 100 ohms, $f_c = 2000$ Hz and $f_m = 50$ Hz.




Fig 6 (a): Output voltage generated by UPDPWM strategy

Fundamental (50Hz) = 136.9, THD= 11.15%




Fig 6 (b): FFT plot for output voltage of UPDPWM strategy

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014




Fig 7 (a): Output voltage generated by UAPODPWM strategy




Fig 7 (b): FFT plot for output voltage of UAPODPWM strategy




Fig 8 (a): Output voltage generated by UCOPWM strategy




Fig 8 (b): FFT plot for output voltage of UCOPWM strategy




Fig 9 (a): Output voltage generated by UVFPWM strategy




Fig 9 (b): FFT plot for output voltage of UVFPWM strategy

TABLE I. %THD FOR DIFFERENT MODULATION INDICES

m_a	UPDPWM	UAPODPWM	UCOPWM	UVFPWM
1	8.18	9.09	12.55	7.63
0.95	10.29	11.11	14.47	9.71
0.9	11.15	11.42	15.62	10.41

TABLE II. V_{RMS} FOR DIFFERENT MODULATION INDICES

m_a	UPDPWM	UAPODPWM	UCOPWM	UVFPWM
1	107.4	107.4	108.4	108.1
0.95	103.1	102.4	103.8	104.1
0.9	96.77	97.1	99.96	98.89

TABLE III. CREST FACTOR FOR DIFFERENT MODULATION INDICES

m_a	UPDPWM	UAPODPWM	UCOPWM	UVFPWM
1	1.415277	1.413408	1.415129	1.413506
0.95	1.414161	1.415039	1.414258	1.414025
0.9	1.414695	1.414006	1.414385	1.414703

TABLE IV. FORM FACTOR FOR DIFFERENT MODULATION INDICES

m_a	UPDPWM	UAPODPWM	UCOPWM	UVFPWM
1	20317.821	6875.8003	2.018E+09	2.055E+09
0.95	2.028E+09	6649.3506	2.038E+09	2.095E+09
0.9	2372.395	6784.2654	2.1E+09	2.19E+09



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

TABLE V. DISTORTION FACTOR FOR DIFFERENT MODULATION INDICES

m_a	UPDPWM	UAPODPWM	UCOPWM	UVFPWM
1	0.005465539	0.004809	0.00558	0.004526
0.95	0.004216374	0.004895	0.007391	0.003529
0.9	0.004150428	0.004985	0.008732	0.002846

V.CONCLUSION

In this paper, UPWM strategy for asymmetric DC source 15 level inverter has been presented. Binary DC source multilevel inverter gives higher output voltage with reduced switch count and low harmonics. Performance factors like % THD, V_{RMS} , CF, FF and DF have been evaluated presented and analyzed. It is found that the UVFPWM strategy provides relatively lower %THD, UCOPWM strategy is found to perform relatively higher fundamental RMS output voltage. CF is almost same for all the strategies. FF is almost same for all the strategies. DF relatively low in UVFPWM strategy.

REFERENCES

- [1] N. Bodo, E. Levi, and M. Jones, "Investigation of Carrier-Based PWM Techniques for a Five-Phase Open-End Winding Drive Topology," IEEE Tran. On Industrial Electronics, vol. 60, no. 5, pp. 2054–2065, 2013.
- [2] O. Dordevic, M. Jones, and E. Levi, "A Comparison of Carrier-Based and Space Vector PWM Techniques for Three-Level Five-Phase Voltage Source Inverters," IEEE Tran. On Industrial Informatics, vol. 9, no. 2, pp. 609–619, 2013.
- [3] D. J. Kostic, Z. Z. Avramovic, and N. T. Ciric, "A New Approach to Theoretical Analysis of Harmonic Content of PWM Waveforms of Single- and Multiple-Frequency Modulators," IEEE Tran. On Power Electronics, vol. 28, no. 10, pp. 4557–4567.
- [4] A.L.Batschauer, S.A.Mussa and M.L.Heldwein, "Three Phase Hybrid Multilevel Inverter Based on Half Bridge Modules", IEEE Trans. on Industrial Electronics, 2012,59(2), 668-678.
- [5] T. Porselvi and R. Muthu, "Comparison of Cascaded H-Bridge, Neutral Point Clamped and Flying Capacitor Multilevel Inverters Using Multicarrier PWM", Proc. IEEE Conference (INDICON), 2011, pp. 1-4.
- [6] A. A. Boora, A. Nami, F. Zare, A. Ghosh and F. Blaabjerg, "Voltage-Sharing Converter to Supply Single-Phase Asymmetrical Four-Level Diode-Clamped Inverter With High Power Factor Loads", IEEE Transactions on Power Electronics, Vol. 25, No. 10, 2010, pp. 2507-2520.
- [7] R. Bensraj, S. P. Natarajan, and B. Shanthi, "Unipolar PWM using Trapezoidal Amalgamated Rectangular Reference Function for Improved Performance of Multilevel Inverter," International Journal of Computer Applications, vol. 7, no. 13, pp. 19–24, 2010.
- [8] Berrezzek Farid and Berrezzek Farid, "A Study of New Techniques of Controlled PWM Inverters", European Journal of Scientific Research, ISSN 1450-216X, Vol.32, No.1, 2009, pp.77-87.
- [9] C.Govindaraju and K.Baskaran, "Optimized Hybrid Phase Disposition PWM Control Method for Multilevel Inverter", International Journal of Recent Trends in Engineering, Vol.1, No.3, 2009, pp.129-134.



V.Arun was born in 1986 in Salem. He has obtained B.Tech (Electrical and Electronics) and M.E (Power Systems) degrees in 2007 and 2009 respectively from SRM University, Chennai, India and Sona College of Technology, Salem, India. He has been working in the teaching field for about 4 years. His areas of interest include power electronics, digital electronics and power systems. He has 21 publications in international journals. He has presented 15 technical papers in various national / international conferences. Currently, he is working as Assistant Professor in the Department of EEE, Arunai Engineering College, Thiruvannamalai. He is a life member of Indian Society for Technical Education. Contact number- +91-9500218228. E-mail:varunpse@yahoo.com.



N.Prabaharan was born in 1991 at Thuraiyur. He obtained his B.E degree in Electrical and Electronics Engineering from Kalsar College of Engineering, Chennai, India in 2012, and pursuing his M.E degree in Power Electronics and Drives from Arunai Engineering College, Thiruvannamalai, India. He has 4 publications in international journals. He has presented 7 technical papers in various national / international conferences. His areas of interest are: Power Electronics, Multilevel Inverters and Converters. Contact Number +91-9750785975. Email:Prabaharan.nataraj@gmail.com.



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014



K.Raja was born in 1987 at Panruti. He has obtained B.E in Electrical and Electronics Engineering from G.K.M College of Engineering and Technology, Chennai, India in 2009, and pursuing M.E degree in Power Electronics and Drives from Arunai Engineering College, Tiruvannamalai, India. He has 4 publications in international journals. He has presented 7 technical papers in various national / international conferences. He has been working in the teaching field for about 2 years. His areas of interest include Power Electronics, Electrical Machines, Multilevel Inverters and Converter. Contact number-+91-9626662390.E-mail:rajakannan87@gmail.com.



B.Shanthi was born in 1970 in Chidambaram. She has obtained B.E (Electronics and Instrumentation) and M.Tech (Instrument Technology) from Annamalai University and Indian Institute of Science, Bangalore in 1991 and 1998 respectively. She obtained her Ph.D in Power Electronics from Annamalai University in 2009. She is presently a Professor in Central Instrumentation Service Laboratory of Annamalai University where she has put in a total service of 20 years since 1992. Her research papers (25) have been presented in various / IEEE international /national conferences. She has 3 publications in national journal and 35 in international journals. Her areas of interest are: modeling, simulation and intelligent control for inverters. Contact number- +91-9443185211. Email: shancisl@gmail.com.