



# **Design of Low voltage Comparator for Analog to Digital Conversion**

Jayachandran.T<sup>1</sup>, Arulanantham.D<sup>2</sup>

Assistant Professor, Dept. of ECE, Nandha Engineering College, Erode, Tamilnadu, India<sup>1</sup>

Assistant Professor, Dept. of ECE, Nandha Engineering College, Erode, Tamilnadu, India<sup>2</sup>

**ABSTRACT:** Comparators play a very important role in high speed analog to digital converters, to maximize speed and power efficiency. In this paper a clocked comparator has been used since can make fast decisions due to the strong positive feedback in the regenerative latch. The accuracy is given by its input referred offset voltage, essential for the resolution of high performance ADC's. This is methods of reducing power and delay in dynamic latch comparator circuit over the double tail comparator and pre-amplifier based comparators. In order to reduce the circuit delay we are going to use double tail transistor, one at the top  $V_{dd}$  and other at the bottom  $v_{ss}$ , by including this transistor positive feedback during regeneration is strengthened, which reduces delay time. In the proposed comparator, power consumption and delay are reduced significantly to 7.4ns and 12  $\mu$ w respectively. Post-layout simulation results in 0.18- $\mu$ m CMOS technology used for results analysis.

**KEYWORDS:** conventional dynamic comparator, Analog to Digital Converters, double tail comparator, regenerative comparator.

## **I.INTRODUCTION**

The high speed Analog To Digital Converters (ADC's) are being has continuously pushed towards their performance limits as technology scales down and system specification become more challenging. In "wearable computing" appliances the ultra-low power consumption requirement originating and also increase the sampling rates in modern communication systems among the rest, make challenge on ADC design. As comparator are most probably second most widely used electronic component after operational amplifier in this era, so it is used in abundance in A/D converters. A comparator is also known as 1 bit analog to digital converter. In analog to digital conversion process, it is necessary to first sample input (using sample and hold circuit) and is applied to a combination of comparators to determine the digital equivalent of the analog signal. The conversion speed of the comparator is controlled by the decision making response time of the comparator. The ultra-deep sub micrometer (UDSM) CMOS technology suffers from low supply voltage especially when considering the fact that threshold voltages of the devices have not been scaled at the same pace as the supply voltage of the modern CMOS process [19]. So designing high speed comparator is more challenging when supply voltage is smaller. So to achieve high speed, large transistor are required to compensate the reduction of supply voltage, which also lead to more die area and power is needed. The low-voltage operation results in limited common mode input range, which is more important for many high speed ADC architectures, such as flash ADC's.

This paper is organized as follows. The section II investigates the operation of conventional dynamic comparator and it's result. Section III gives the operation and result of double tail comparator. Section IV gives the operation of proposed double tail comparator and its result. Section V presents, list of comparison between different types of comparator. Finally, in section VI some conclusions are drawn.

## **II. RELATED WORKS**

A. Sougata Ghosh, Samraat Sharma[21] presented a novel on "Design of A Novel High Speed Dynamic Comparator with Low Power Dissipation for High Speed ADCs" CMOS dynamic comparator using dual input single output differential amplifier as latch stage suitable for high speed analog-to-digital converters with High Speed, low power

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

dissipation and immune to noise than the previous reported work is proposed. Back to-back inverter in the latch stage is replaced with dual-input single output differential amplifier.

V. Narasimha Nayak, Dr. Fazal Noor[22] presented a novel on “High Speed and Low Power Dynamic Latched Comparator for Air Craft Application” a design for an on-chip high-speed dynamic latched comparator for high frequency signal digitization. The dynamic latched comparator consists of two cross coupled inverters comprising a total of 9 MOS transistors. The measured and simulation results show that the dynamic latched comparator design has higher speed, low power dissipation and occupying less active area compared to double tail latched and pre-amplifier based clocked comparators.

Heung Jeon presented a novel on[23]. “Low-power low-offset fully dynamic CMOS latched Comparator” A new fully dynamic latched comparator which shows lower offset voltage and higher load drivability than the conventional dynamic latched comparators has been designed. With two additional inverters inserted between the input and output-stage of the conventional double-tail dynamic comparator, the gain preceding the regenerative latch stage was improved and the complementary version of the output-latch stage, which has bigger output drive current capability at the same area, was implemented

Pierluigi Nuzzo, Fernando De Bernardinis[24], Pierangelo presented a novel on “Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures” a method to estimate the input referred noise in fully dynamic regenerative comparators leveraging reference architecture. A time-domain analysis is proposed that accounts for the time varying nature of the circuit exploiting some basic results from the solution of stochastic differential equations. The resulting symbolic expressions allow focusing designers’ attention on the most influential noise contributors.

Jaeha Kim, Brian S. Leibowitz, and Chris J[25]. Madden presented a novel on “Simulation and Analysis of Random Decision Errors in Clocked Comparators” describes a linear, time-varying (LTV) model of clock comparators that can accurately predict the decision error probability without resorting to more general stochastic system models.

### III. CONVENTIONAL DYNAMIC COMPARATOR

The conventional dynamic comparators have found wide applications in many high speeds ADC’s since they can make fast decisions due to the strong positive feedback in the regenerative latch [12]. Many comprehensive analyses have been presented in recent years, which investigate the performance of comparator in different aspects. The architecture of the conventional dynamic comparator is shown in the figure.1.




Figure 1 Architecture of conventional dynamic comparator.

The operation of the comparator is as follows. Start condition will happen when CLK=0(low), which leads to Mtail off and other transistor M7 & M8 makes both the output nodes Outp and Outn to VDD [1]. When

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

CLK=VDD(high), transistor M7 and M8 are off and Mtail is on. An output voltage which was pre-charged to high voltage, will start to discharge with different rates depending on the corresponding input voltage (INN/INP).




Figure 2. Waveform of conventional dynamic comparator.

Assuming the case where  $V_{INN} > V_{INP}$ ,  $Outn$  discharges faster than  $Outp$ , hence when  $Outn$  (discharged by transistor M1 drain current), falls down to  $V_{DD} - |V_{thn}|$  before  $Outp$  (discharged by transistor M2 drain current) the corresponding pMOS transistor (M6) will turn on initiating latch regeneration by inverters (M3, M5 and M4, M6). Thus,  $Outp$  pulls to  $V_{DD}$  and  $Outn$  discharges to ground. If  $V_{INN} < V_{INP}$ , the circuit works vice versa. As shown in the figure 2. Figure 3 shows the delay analysis of the conventional dynamic comparator output, from that we can calculate  $t_0$  delay, which represent the capacitive discharge of the load capacitance  $C_L$  until the first P-channel transistor (M5/M6) turns on. And another latch delay occur is due to cross coupled inverter.




Figure 3. Transient simulation of conventional dynamic comparator for delay calculation.

This structure has the advantages of high input impedance [13], rail-to-rail output swing [14], no static power consumption [15] and good robustness against noise [16].

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

## IV. DESIGN METHODOLOGY

### Conventional Double Tail Comparator

The systematic diagram of conventional comparator is shown below in figure 4.




Figure 4. Architecture of conventional comparator.

The operation of this comparator is as follows (see Fig. 4) [11]. During reset phase ( $CLK = 0$ ,  $Mtail1$ , and  $Mtail2$  are off), transistors  $M3$ - $M4$  pre-charge  $fn$  and  $fp$  nodes to  $VDD$ , which in turn causes transistors  $MR1$  and  $MR2$  to discharge the output nodes to ground. During decision-making phase ( $CLK = VDD$ ,  $Mtail1$  and  $Mtail2$  turn on),  $M3$ - $M4$  turn off and voltages at nodes  $fn$  and  $fp$  start to drop with the rate defined by  $IMtail1/Cfn(p)$  and on top of this, an input-dependent differential voltage  $\Delta Vfn(p)$  will build up [10].

Similar to the conventional dynamic comparator, the delay of this comparator comprises two main parts,  $t0$  and  $t_{latch}$ . The delay  $t0$  represents the capacitive charging of the load capacitance  $CLout$  (at the latch stage output nodes,  $Outn$  and  $Outp$ ) until the first n-channel transistor ( $M9/M10$ ) turns on, after which the latch regeneration starts; thus  $t0$  is obtained.




Figure 5. Waveform of conventional double tail comparator.

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

## V. CIRCUIT DESIGN AND TECHNOLOGY CONSIDERATIONS

The schematic architecture of proposed comparator is shown below in Figure 6. . The main idea of the proposed comparator is to increase  $\Delta V_{fn/fp}$  in order to increase the latch regeneration speed. For this purpose, two control transistors ( $M_{c1}$  and  $M_{c2}$ ) have been added to the first stage in parallel to  $M3/M4$  transistors but in a cross-coupled manner. The operation of the proposed comparator is as follows (see Fig. 6) [1].

During reset phase ( $CLK = 0$ ,  $M_{tail1}$  and  $M_{tail2}$  are off, avoiding static power),  $M3$  and  $M4$  pulls both  $fn$  and  $fp$  nodes to  $VDD$ , hence transistor  $M_{c1}$  and  $M_{c2}$  are cut off. Intermediate stage transistors,  $M_{R1}$  and  $M_{R2}$ , reset both latch outputs to ground.




Figure 6. Architecture of proposed comparator

During decision-making phase ( $CLK = VDD$ ,  $M_{tail1}$ , and  $M_{tail2}$  are on), transistors  $M3$  and  $M4$  turn off. Furthermore, at the beginning of this phase, the control transistors are still off (since  $fn$  and  $fp$  are about  $VDD$ )[3].




Figure 7. Waveform of proposed comparator

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

Thus,  $f_n$  and  $f_p$  start to drop with different rates according to the input voltages. Suppose  $V_{INP} > V_{INN}$ , thus  $f_n$  drops faster than  $f_p$ , (since  $M_2$  provides more current than  $M_1$ ). The power analysis is shown in the Figure 8.

## VI. RESULTS AND DISCUSSION

Thus,  $f_n$  and  $f_p$  start to drop with different rates according to the input voltages. Suppose  $V_{INP} > V_{INN}$ , thus  $f_n$  drops faster than  $f_p$ , (since  $M_2$  provides more current than  $M_1$ ). The power analysis is shown in the Figure 8.




Figure 8. Power Analysis of Proposed Comparator.

By using the 180-nm technology with supply voltage of 0.8 v we get the delay and power consumption as follows

TABLE 1  
Comparison in working of different types of comparator.

Process	Delay	Power Consumption
Single Tail Comparator	7 $\mu$ w	66ns
Conventional	15 $\mu$ w	7.5ns
Proposed	12 $\mu$ w	7.4ns

The Table 1 shows that the proposed method reduced the delay from the conventional method. Not only delay but also the power is also reduced significantly from 7.5ns to 7.4ns.





# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

## VII.CONCLUSION

Thus two basic structure of comparator where analyzed, based on that a new type of comparator was designed with low power and low voltage, which has improved the performance of comparator. The post layout simulation result in 180nm CMOS technology confirmed that the delay and power consumption of the comparator is reduced to great extent. A two bit flash Analog to Digital Converter can be designed using this type of proposed comparator.

## REFERENCES

- [1] Samaneh Babayan-Mashhadi and Reza Lotfi “Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator” Jan 2013.
- [2] S. U. Ay, “A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS,” *Int. J. Analog Integr. Circuits Signal Process.*, vol. 66, no. 2, pp. 213–221, Feb. 2011.
- [3] A. Mesgarani, M. N. Alam, F. Z. Nelson, and S. U. Ay, “Supplyboosting technique for designing very low-voltage mixed-signal circuits in standard CMOS,” in *Proc. IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech. Papers*, Aug. 2010, pp. 893–896.
- [4] B. J. Blalock, “Body-driving as a Low-Voltage Analog Design Technique for CMOS technology,” in *Proc. IEEE Southwest Symp. Mixed-Signal Design*, Feb. 2000, pp. 113–118.
- [5] M. Maymandi-Nejad and M. Sachdev, “1-bit quantiser with rail to rail input range for sub-1V  $\Sigma$  modulators,” *IEEE Electron. Lett.*, vol. 39, no. 12, pp. 894–895, Jan. 2003.
- [6] Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W. W. Walker, and T. Kuroda, “A 40Gb/s CMOS clocked comparator with bandwidth modulation technique,” *IEEE J. Solid-State Circuits*, vol. 40, no. 8, pp. 1680–1687, Aug. 2005.
- [7] B. Goll and H. Zimmermann, “A 0.12  $\mu$ m CMOS comparator requiring 0.5V at 600MHz and 1.5V at 6 GHz,” in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, Feb. 2007, pp. 316–317.
- [8] B. Goll and H. Zimmermann, “A 65nm CMOS comparator with modified latch to achieve 7GHz/1.3mW at 1.2V and 700MHz/47 $\mu$ W at 0.6V,” in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2009, pp. 328–329.
- [9] B. Goll and H. Zimmermann, “Low-power 600MHz comparator for 0.5 V supply voltage in 0.12  $\mu$ m CMOS,” *IEEE Electron. Lett.*, vol. 43, no. 7, pp. 388–390, Mar. 2007.
- [10] D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, “A double-tail latch-type voltage sense amplifier with 18ps Setup+Holdtime,” in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, Feb. 2007, pp. 314–315.
- [11] P. Nuzzo, F. D. Bernardinis, P. Terreni, and G. Van der Plas, “Noise analysis of regenerative comparators for reconfigurable ADC architectures,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 6, pp. 1441–1454, Jul. 2008.
- [12] A. Nikoozadeh and B. Murmann, “An analysis of latched comparator offset due to load capacitor mismatch,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 12, pp. 1398–1402, Dec. 2006.
- [13] S. Babayan-Mashhadi and R. Lotfi, “An offset cancellation technique for comparators using body-voltage trimming,” *Int. J. Analog Integr. Circuits Signal Process.*, vol. 73, no. 3, pp. 673–682, Dec. 2012.
- [14] J. He, S. Zhan, D. Chen, and R. J. Geiger, “Analyses of static and dynamic random offset voltages in dynamic comparators,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 5, pp. 911–919, May 2009.
- [15] J. Kim, B. S. Leibowitz, J. Ren, and C. J. Madden, “Simulation and analysis of random decision errors in clocked comparators,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 8, pp. 1844–1857, Aug. 2009.
- [16] P. M. Figueiredo and J. C. Vital, “Kickback noise reduction technique for CMOS latched comparators,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 7, pp. 541–545, Jul. 2006.
- [17] B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, “Yield and speed optimization of a latch-type voltage sense amplifier,” *IEEE J. Solid-State Circuits*, vol. 39, no. 7, pp. 1148–1158, Jul. 2004.
- [18] D. Johns and K. Martin, *Analog Integrated Circuit Design*, New York, USA: Wiley, 1997.
- [19] B. Goll and H. Zimmermann, “A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 11, pp. 810–814, Nov. 2009.
- [20] J.C.Candy, “A Use of Limit Cycle Oscillations to Obtain Robust Analog-to-Digital Converters,” *IEEE Transactions on Communications*, vol. COM-22, pp. 298–305, March 1974.
- [21] A. Sougata Ghosh, Samraat Sharma presented a novel on “Design of A Novel High Speed Dynamic Comparator with Low Power Dissipation for High Speed ADCs” *International Journal of Electronics and Computer Science Engineering*, ISSN:2277-1956/V2N1-411-426
- [22] J.V. Narasimha Nayak, Dr. Fazal Noor presented a novel on “High Speed and Low Power Dynamic Latched Comparator for Air Craft Application” *International Journal of Engineering Research and Applications (IJERA)*, Vol. 2, Issue 3, May-Jun 2012, pp.1301-1312
- [23] Heung Jeon presented a novel on, “Low-power low-offset fully dynamic CMOS latched Comparator” *SOC Conference (SOCC)*, 2010 *IEEE International*
- [24] Jaeha Kim, Brian S. Leibowitz, and Chris J. Madden presented a novel on “Simulation and Analysis of Random Decision Errors in Clocked Comparators” *Circuits and Systems I: Regular Papers*, *IEEE Transactions on* (Volume:56, Issue: 8)